PyICe.xml_registers.verilog_rtl.xml_to_verilog_rtl

Verilog Register Generator for non-uC Designs

Functions

generate_reg_map(xmlfilename, use_name[, ...])
generate_verilog_rtl(xmlfilename, use, chip_name)
printTableData(text_in, max_len)

Classes