# Makefile

# TOPLEVEL is the name of the toplevel module in your Verilog or VHDL file
TOPLEVEL = #{sublevel_name}

# Testcases to make wave traces for, leave empty for all
WAVE_TESTCASE ?= 

# include default makefile
include ../Makefile
